blob: f34c916b95bc02f13c819f8796d71ef69e7de1bb [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/* -*- mode: c; c-basic-offset: 8 -*- */
2
3/* Driver for 53c700 and 53c700-66 chips from NCR and Symbios
4 *
5 * Copyright (C) 2001 by James.Bottomley@HansenPartnership.com
6 */
7
8#ifndef _53C700_H
9#define _53C700_H
10
11#include <linux/interrupt.h>
12#include <asm/io.h>
13
14#include <scsi/scsi_device.h>
James Bottomley0f13fc02006-06-29 13:02:11 -040015#include <scsi/scsi_cmnd.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070016
Linus Torvalds1da177e2005-04-16 15:20:36 -070017/* Turn on for general debugging---too verbose for normal use */
18#undef NCR_700_DEBUG
19/* Debug the tag queues, checking hash queue allocation and deallocation
20 * and search for duplicate tags */
21#undef NCR_700_TAG_DEBUG
22
23#ifdef NCR_700_DEBUG
24#define DEBUG(x) printk x
Jeff Garzik017560f2005-10-24 18:04:36 -040025#define DDEBUG(prefix, sdev, fmt, a...) \
26 sdev_printk(prefix, sdev, fmt, ##a)
27#define CDEBUG(prefix, scmd, fmt, a...) \
28 scmd_printk(prefix, scmd, fmt, ##a)
Linus Torvalds1da177e2005-04-16 15:20:36 -070029#else
Jeff Garzik017560f2005-10-24 18:04:36 -040030#define DEBUG(x) do {} while (0)
31#define DDEBUG(prefix, scmd, fmt, a...) do {} while (0)
32#define CDEBUG(prefix, scmd, fmt, a...) do {} while (0)
Linus Torvalds1da177e2005-04-16 15:20:36 -070033#endif
34
35/* The number of available command slots */
36#define NCR_700_COMMAND_SLOTS_PER_HOST 64
37/* The maximum number of Scatter Gathers we allow */
38#define NCR_700_SG_SEGMENTS 32
39/* The maximum number of luns (make this of the form 2^n) */
40#define NCR_700_MAX_LUNS 32
41#define NCR_700_LUN_MASK (NCR_700_MAX_LUNS - 1)
42/* Maximum number of tags the driver ever allows per device */
43#define NCR_700_MAX_TAGS 16
44/* Tag depth the driver starts out with (can be altered in sysfs) */
45#define NCR_700_DEFAULT_TAGS 4
46/* This is the default number of commands per LUN in the untagged case.
47 * two is a good value because it means we can have one command active and
48 * one command fully prepared and waiting
49 */
50#define NCR_700_CMD_PER_LUN 2
51/* magic byte identifying an internally generated REQUEST_SENSE command */
52#define NCR_700_INTERNAL_SENSE_MAGIC 0x42
53
Linus Torvalds1da177e2005-04-16 15:20:36 -070054struct NCR_700_Host_Parameters;
55
56/* These are the externally used routines */
57struct Scsi_Host *NCR_700_detect(struct scsi_host_template *,
58 struct NCR_700_Host_Parameters *, struct device *);
59int NCR_700_release(struct Scsi_Host *host);
David Howells7d12e782006-10-05 14:55:46 +010060irqreturn_t NCR_700_intr(int, void *);
Linus Torvalds1da177e2005-04-16 15:20:36 -070061
62
63enum NCR_700_Host_State {
64 NCR_700_HOST_BUSY,
65 NCR_700_HOST_FREE,
66};
67
68struct NCR_700_SG_List {
69 /* The following is a script fragment to move the buffer onto the
70 * bus and then link the next fragment or return */
71 #define SCRIPT_MOVE_DATA_IN 0x09000000
72 #define SCRIPT_MOVE_DATA_OUT 0x08000000
73 __u32 ins;
74 __u32 pAddr;
75 #define SCRIPT_NOP 0x80000000
76 #define SCRIPT_RETURN 0x90080000
77};
78
James Bottomley0f13fc02006-06-29 13:02:11 -040079struct NCR_700_Device_Parameters {
80 /* space for creating a request sense command. Really, except
81 * for the annoying SCSI-2 requirement for LUN information in
82 * cmnd[1], this could be in static storage */
83 unsigned char cmnd[MAX_COMMAND_SIZE];
84 __u8 depth;
Christoph Hellwig68350a82016-07-11 13:34:55 +090085 struct scsi_cmnd *current_cmnd; /* currently active command */
James Bottomley0f13fc02006-06-29 13:02:11 -040086};
87
88
89/* The SYNC negotiation sequence looks like:
Linus Torvalds1da177e2005-04-16 15:20:36 -070090 *
91 * If DEV_NEGOTIATED_SYNC not set, tack and SDTR message on to the
92 * initial identify for the device and set DEV_BEGIN_SYNC_NEGOTATION
93 * If we get an SDTR reply, work out the SXFER parameters, squirrel
94 * them away here, clear DEV_BEGIN_SYNC_NEGOTIATION and set
95 * DEV_NEGOTIATED_SYNC. If we get a REJECT msg, squirrel
96 *
97 *
98 * 0:7 SXFER_REG negotiated value for this device
99 * 8:15 Current queue depth
100 * 16 negotiated SYNC flag
101 * 17 begin SYNC negotiation flag
102 * 18 device supports tag queueing */
103#define NCR_700_DEV_NEGOTIATED_SYNC (1<<16)
104#define NCR_700_DEV_BEGIN_SYNC_NEGOTIATION (1<<17)
105#define NCR_700_DEV_PRINT_SYNC_NEGOTIATION (1<<19)
106
James Bottomley0f13fc02006-06-29 13:02:11 -0400107static inline char *NCR_700_get_sense_cmnd(struct scsi_device *SDp)
108{
109 struct NCR_700_Device_Parameters *hostdata = SDp->hostdata;
110
111 return hostdata->cmnd;
112}
113
Linus Torvalds1da177e2005-04-16 15:20:36 -0700114static inline void
115NCR_700_set_depth(struct scsi_device *SDp, __u8 depth)
116{
James Bottomley0f13fc02006-06-29 13:02:11 -0400117 struct NCR_700_Device_Parameters *hostdata = SDp->hostdata;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700118
James Bottomley0f13fc02006-06-29 13:02:11 -0400119 hostdata->depth = depth;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700120}
121static inline __u8
122NCR_700_get_depth(struct scsi_device *SDp)
123{
James Bottomley0f13fc02006-06-29 13:02:11 -0400124 struct NCR_700_Device_Parameters *hostdata = SDp->hostdata;
125
126 return hostdata->depth;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700127}
128static inline int
129NCR_700_is_flag_set(struct scsi_device *SDp, __u32 flag)
130{
131 return (spi_flags(SDp->sdev_target) & flag) == flag;
132}
133static inline int
134NCR_700_is_flag_clear(struct scsi_device *SDp, __u32 flag)
135{
136 return (spi_flags(SDp->sdev_target) & flag) == 0;
137}
138static inline void
139NCR_700_set_flag(struct scsi_device *SDp, __u32 flag)
140{
141 spi_flags(SDp->sdev_target) |= flag;
142}
143static inline void
144NCR_700_clear_flag(struct scsi_device *SDp, __u32 flag)
145{
146 spi_flags(SDp->sdev_target) &= ~flag;
147}
148
149enum NCR_700_tag_neg_state {
150 NCR_700_START_TAG_NEGOTIATION = 0,
151 NCR_700_DURING_TAG_NEGOTIATION = 1,
152 NCR_700_FINISHED_TAG_NEGOTIATION = 2,
153};
154
155static inline enum NCR_700_tag_neg_state
156NCR_700_get_tag_neg_state(struct scsi_device *SDp)
157{
158 return (enum NCR_700_tag_neg_state)((spi_flags(SDp->sdev_target)>>20) & 0x3);
159}
160
161static inline void
162NCR_700_set_tag_neg_state(struct scsi_device *SDp,
163 enum NCR_700_tag_neg_state state)
164{
165 /* clear the slot */
166 spi_flags(SDp->sdev_target) &= ~(0x3 << 20);
167 spi_flags(SDp->sdev_target) |= ((__u32)state) << 20;
168}
169
170struct NCR_700_command_slot {
171 struct NCR_700_SG_List SG[NCR_700_SG_SEGMENTS+1];
172 struct NCR_700_SG_List *pSG;
173 #define NCR_700_SLOT_MASK 0xFC
174 #define NCR_700_SLOT_MAGIC 0xb8
175 #define NCR_700_SLOT_FREE (0|NCR_700_SLOT_MAGIC) /* slot may be used */
176 #define NCR_700_SLOT_BUSY (1|NCR_700_SLOT_MAGIC) /* slot has command active on HA */
177 #define NCR_700_SLOT_QUEUED (2|NCR_700_SLOT_MAGIC) /* slot has command to be made active on HA */
178 __u8 state;
James Bottomley67d59df2006-06-13 21:31:19 -0500179 #define NCR_700_FLAG_AUTOSENSE 0x01
180 __u8 flags;
Kars de Jong63273132007-06-17 14:47:05 +0200181 __u8 pad1[2]; /* Needed for m68k where min alignment is 2 bytes */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700182 int tag;
183 __u32 resume_offset;
184 struct scsi_cmnd *cmnd;
185 /* The pci_mapped address of the actual command in cmnd */
186 dma_addr_t pCmd;
187 __u32 temp;
188 /* if this command is a pci_single mapping, holds the dma address
189 * for later unmapping in the done routine */
190 dma_addr_t dma_handle;
191 /* historical remnant, now used to link free commands */
192 struct NCR_700_command_slot *ITL_forw;
193};
194
195struct NCR_700_Host_Parameters {
196 /* These must be filled in by the calling driver */
197 int clock; /* board clock speed in MHz */
56fece22005-04-03 03:57:48 -0600198 void __iomem *base; /* the base for the port (copied to host) */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700199 struct device *dev;
200 __u32 dmode_extra; /* adjustable bus settings */
Kars de Jong63273132007-06-17 14:47:05 +0200201 __u32 dcntl_extra; /* adjustable bus settings */
202 __u32 ctest7_extra; /* adjustable bus settings */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700203 __u32 differential:1; /* if we are differential */
204#ifdef CONFIG_53C700_LE_ON_BE
205 /* This option is for HP only. Set it if your chip is wired for
206 * little endian on this platform (which is big endian) */
207 __u32 force_le_on_be:1;
208#endif
209 __u32 chip710:1; /* set if really a 710 not 700 */
Thomas Bogendoerferf67a9c12006-12-25 21:30:08 +0100210 __u32 burst_length:4; /* set to 0 to disable 710 bursting */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700211
212 /* NOTHING BELOW HERE NEEDS ALTERING */
213 __u32 fast:1; /* if we can alter the SCSI bus clock
214 speed (so can negiotiate sync) */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700215 int sync_clock; /* The speed of the SYNC core */
216
217 __u32 *script; /* pointer to script location */
218 __u32 pScript; /* physical mem addr of script */
219
220 enum NCR_700_Host_State state; /* protected by state lock */
221 struct scsi_cmnd *cmd;
222 /* Note: pScript contains the single consistent block of
223 * memory. All the msgin, msgout and status are allocated in
224 * this memory too (at separate cache lines). TOTAL_MEM_SIZE
225 * represents the total size of this area */
226#define MSG_ARRAY_SIZE 8
227#define MSGOUT_OFFSET (L1_CACHE_ALIGN(sizeof(SCRIPT)))
228 __u8 *msgout;
229#define MSGIN_OFFSET (MSGOUT_OFFSET + L1_CACHE_ALIGN(MSG_ARRAY_SIZE))
230 __u8 *msgin;
231#define STATUS_OFFSET (MSGIN_OFFSET + L1_CACHE_ALIGN(MSG_ARRAY_SIZE))
232 __u8 *status;
233#define SLOTS_OFFSET (STATUS_OFFSET + L1_CACHE_ALIGN(MSG_ARRAY_SIZE))
234 struct NCR_700_command_slot *slots;
235#define TOTAL_MEM_SIZE (SLOTS_OFFSET + L1_CACHE_ALIGN(sizeof(struct NCR_700_command_slot) * NCR_700_COMMAND_SLOTS_PER_HOST))
236 int saved_slot_position;
237 int command_slot_count; /* protected by state lock */
238 __u8 tag_negotiated;
239 __u8 rev;
240 __u8 reselection_id;
241 __u8 min_period;
242
243 /* Free list, singly linked by ITL_forw elements */
244 struct NCR_700_command_slot *free_list;
245 /* Completion for waited for ops, like reset, abort or
246 * device reset.
247 *
248 * NOTE: relies on single threading in the error handler to
249 * have only one outstanding at once */
250 struct completion *eh_complete;
251};
252
253/*
254 * 53C700 Register Interface - the offset from the Selected base
255 * I/O address */
256#ifdef CONFIG_53C700_LE_ON_BE
257#define bE (hostdata->force_le_on_be ? 0 : 3)
258#define bSWAP (hostdata->force_le_on_be)
James Bottomley8f23d472005-11-29 16:24:52 -0600259#define bEBus (!hostdata->force_le_on_be)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700260#elif defined(__BIG_ENDIAN)
261#define bE 3
262#define bSWAP 0
263#elif defined(__LITTLE_ENDIAN)
264#define bE 0
265#define bSWAP 0
266#else
267#error "__BIG_ENDIAN or __LITTLE_ENDIAN must be defined, did you include byteorder.h?"
268#endif
James Bottomley8f23d472005-11-29 16:24:52 -0600269#ifndef bEBus
270#ifdef CONFIG_53C700_BE_BUS
271#define bEBus 1
272#else
273#define bEBus 0
274#endif
275#endif
Linus Torvalds1da177e2005-04-16 15:20:36 -0700276#define bS_to_cpu(x) (bSWAP ? le32_to_cpu(x) : (x))
277#define bS_to_host(x) (bSWAP ? cpu_to_le32(x) : (x))
278
279/* NOTE: These registers are in the LE register space only, the required byte
280 * swapping is done by the NCR_700_{read|write}[b] functions */
281#define SCNTL0_REG 0x00
282#define FULL_ARBITRATION 0xc0
283#define PARITY 0x08
284#define ENABLE_PARITY 0x04
285#define AUTO_ATN 0x02
286#define SCNTL1_REG 0x01
287#define SLOW_BUS 0x80
288#define ENABLE_SELECT 0x20
289#define ASSERT_RST 0x08
290#define ASSERT_EVEN_PARITY 0x04
291#define SDID_REG 0x02
292#define SIEN_REG 0x03
293#define PHASE_MM_INT 0x80
294#define FUNC_COMP_INT 0x40
295#define SEL_TIMEOUT_INT 0x20
296#define SELECT_INT 0x10
297#define GROSS_ERR_INT 0x08
298#define UX_DISC_INT 0x04
299#define RST_INT 0x02
300#define PAR_ERR_INT 0x01
301#define SCID_REG 0x04
302#define SXFER_REG 0x05
303#define ASYNC_OPERATION 0x00
304#define SODL_REG 0x06
305#define SOCL_REG 0x07
306#define SFBR_REG 0x08
307#define SIDL_REG 0x09
308#define SBDL_REG 0x0A
309#define SBCL_REG 0x0B
310/* read bits */
311#define SBCL_IO 0x01
312/*write bits */
313#define SYNC_DIV_AS_ASYNC 0x00
314#define SYNC_DIV_1_0 0x01
315#define SYNC_DIV_1_5 0x02
316#define SYNC_DIV_2_0 0x03
317#define DSTAT_REG 0x0C
318#define ILGL_INST_DETECTED 0x01
319#define WATCH_DOG_INTERRUPT 0x02
320#define SCRIPT_INT_RECEIVED 0x04
321#define ABORTED 0x10
322#define SSTAT0_REG 0x0D
323#define PARITY_ERROR 0x01
324#define SCSI_RESET_DETECTED 0x02
325#define UNEXPECTED_DISCONNECT 0x04
326#define SCSI_GROSS_ERROR 0x08
327#define SELECTED 0x10
328#define SELECTION_TIMEOUT 0x20
329#define FUNCTION_COMPLETE 0x40
330#define PHASE_MISMATCH 0x80
331#define SSTAT1_REG 0x0E
332#define SIDL_REG_FULL 0x80
333#define SODR_REG_FULL 0x40
334#define SODL_REG_FULL 0x20
335#define SSTAT2_REG 0x0F
336#define CTEST0_REG 0x14
337#define BTB_TIMER_DISABLE 0x40
338#define CTEST1_REG 0x15
339#define CTEST2_REG 0x16
340#define CTEST3_REG 0x17
341#define CTEST4_REG 0x18
342#define DISABLE_FIFO 0x00
343#define SLBE 0x10
344#define SFWR 0x08
345#define BYTE_LANE0 0x04
346#define BYTE_LANE1 0x05
347#define BYTE_LANE2 0x06
348#define BYTE_LANE3 0x07
349#define SCSI_ZMODE 0x20
350#define ZMODE 0x40
351#define CTEST5_REG 0x19
352#define MASTER_CONTROL 0x10
353#define DMA_DIRECTION 0x08
354#define CTEST7_REG 0x1B
355#define BURST_DISABLE 0x80 /* 710 only */
356#define SEL_TIMEOUT_DISABLE 0x10 /* 710 only */
357#define DFP 0x08
358#define EVP 0x04
Kars de Jong63273132007-06-17 14:47:05 +0200359#define CTEST7_TT1 0x02
Linus Torvalds1da177e2005-04-16 15:20:36 -0700360#define DIFF 0x01
361#define CTEST6_REG 0x1A
362#define TEMP_REG 0x1C
363#define DFIFO_REG 0x20
364#define FLUSH_DMA_FIFO 0x80
365#define CLR_FIFO 0x40
366#define ISTAT_REG 0x21
367#define ABORT_OPERATION 0x80
368#define SOFTWARE_RESET_710 0x40
369#define DMA_INT_PENDING 0x01
370#define SCSI_INT_PENDING 0x02
371#define CONNECTED 0x08
372#define CTEST8_REG 0x22
373#define LAST_DIS_ENBL 0x01
374#define SHORTEN_FILTERING 0x04
375#define ENABLE_ACTIVE_NEGATION 0x10
376#define GENERATE_RECEIVE_PARITY 0x20
377#define CLR_FIFO_710 0x04
378#define FLUSH_DMA_FIFO_710 0x08
379#define CTEST9_REG 0x23
380#define DBC_REG 0x24
381#define DCMD_REG 0x27
382#define DNAD_REG 0x28
383#define DIEN_REG 0x39
384#define BUS_FAULT 0x20
385#define ABORT_INT 0x10
386#define INT_INST_INT 0x04
387#define WD_INT 0x02
388#define ILGL_INST_INT 0x01
389#define DCNTL_REG 0x3B
390#define SOFTWARE_RESET 0x01
391#define COMPAT_700_MODE 0x01
392#define SCRPTS_16BITS 0x20
Kars de Jong63273132007-06-17 14:47:05 +0200393#define EA_710 0x20
Linus Torvalds1da177e2005-04-16 15:20:36 -0700394#define ASYNC_DIV_2_0 0x00
395#define ASYNC_DIV_1_5 0x40
396#define ASYNC_DIV_1_0 0x80
397#define ASYNC_DIV_3_0 0xc0
398#define DMODE_710_REG 0x38
399#define DMODE_700_REG 0x34
400#define BURST_LENGTH_1 0x00
401#define BURST_LENGTH_2 0x40
402#define BURST_LENGTH_4 0x80
403#define BURST_LENGTH_8 0xC0
404#define DMODE_FC1 0x10
405#define DMODE_FC2 0x20
406#define BW16 32
407#define MODE_286 16
408#define IO_XFER 8
409#define FIXED_ADDR 4
410
411#define DSP_REG 0x2C
412#define DSPS_REG 0x30
413
414/* Parameters to begin SDTR negotiations. Empirically, I find that
415 * the 53c700-66 cannot handle an offset >8, so don't change this */
416#define NCR_700_MAX_OFFSET 8
417/* Was hoping the max offset would be greater for the 710, but
418 * empirically it seems to be 8 also */
419#define NCR_710_MAX_OFFSET 8
420#define NCR_700_MIN_XFERP 1
421#define NCR_710_MIN_XFERP 0
422#define NCR_700_MIN_PERIOD 25 /* for SDTR message, 100ns */
423
Ralf Baechled3fa72e2006-12-06 20:38:56 -0800424#define script_patch_32(dev, script, symbol, value) \
Linus Torvalds1da177e2005-04-16 15:20:36 -0700425{ \
426 int i; \
Helge Deller0da21c42016-06-10 22:39:45 +0200427 dma_addr_t da = value; \
Linus Torvalds1da177e2005-04-16 15:20:36 -0700428 for(i=0; i< (sizeof(A_##symbol##_used) / sizeof(__u32)); i++) { \
Helge Deller0da21c42016-06-10 22:39:45 +0200429 __u32 val = bS_to_cpu((script)[A_##symbol##_used[i]]) + da; \
Linus Torvalds1da177e2005-04-16 15:20:36 -0700430 (script)[A_##symbol##_used[i]] = bS_to_host(val); \
Ralf Baechled3fa72e2006-12-06 20:38:56 -0800431 dma_cache_sync((dev), &(script)[A_##symbol##_used[i]], 4, DMA_TO_DEVICE); \
Helge Deller0da21c42016-06-10 22:39:45 +0200432 DEBUG((" script, patching %s at %d to %pad\n", \
433 #symbol, A_##symbol##_used[i], &da)); \
Linus Torvalds1da177e2005-04-16 15:20:36 -0700434 } \
435}
436
Ralf Baechled3fa72e2006-12-06 20:38:56 -0800437#define script_patch_32_abs(dev, script, symbol, value) \
Linus Torvalds1da177e2005-04-16 15:20:36 -0700438{ \
439 int i; \
Helge Deller0da21c42016-06-10 22:39:45 +0200440 dma_addr_t da = value; \
Linus Torvalds1da177e2005-04-16 15:20:36 -0700441 for(i=0; i< (sizeof(A_##symbol##_used) / sizeof(__u32)); i++) { \
Helge Deller0da21c42016-06-10 22:39:45 +0200442 (script)[A_##symbol##_used[i]] = bS_to_host(da); \
Ralf Baechled3fa72e2006-12-06 20:38:56 -0800443 dma_cache_sync((dev), &(script)[A_##symbol##_used[i]], 4, DMA_TO_DEVICE); \
Helge Deller0da21c42016-06-10 22:39:45 +0200444 DEBUG((" script, patching %s at %d to %pad\n", \
445 #symbol, A_##symbol##_used[i], &da)); \
Linus Torvalds1da177e2005-04-16 15:20:36 -0700446 } \
447}
448
449/* Used for patching the SCSI ID in the SELECT instruction */
Ralf Baechled3fa72e2006-12-06 20:38:56 -0800450#define script_patch_ID(dev, script, symbol, value) \
Linus Torvalds1da177e2005-04-16 15:20:36 -0700451{ \
452 int i; \
453 for(i=0; i< (sizeof(A_##symbol##_used) / sizeof(__u32)); i++) { \
454 __u32 val = bS_to_cpu((script)[A_##symbol##_used[i]]); \
455 val &= 0xff00ffff; \
456 val |= ((value) & 0xff) << 16; \
457 (script)[A_##symbol##_used[i]] = bS_to_host(val); \
Ralf Baechled3fa72e2006-12-06 20:38:56 -0800458 dma_cache_sync((dev), &(script)[A_##symbol##_used[i]], 4, DMA_TO_DEVICE); \
Linus Torvalds1da177e2005-04-16 15:20:36 -0700459 DEBUG((" script, patching ID field %s at %d to 0x%x\n", \
460 #symbol, A_##symbol##_used[i], val)); \
461 } \
462}
463
Ralf Baechled3fa72e2006-12-06 20:38:56 -0800464#define script_patch_16(dev, script, symbol, value) \
Linus Torvalds1da177e2005-04-16 15:20:36 -0700465{ \
466 int i; \
467 for(i=0; i< (sizeof(A_##symbol##_used) / sizeof(__u32)); i++) { \
468 __u32 val = bS_to_cpu((script)[A_##symbol##_used[i]]); \
469 val &= 0xffff0000; \
470 val |= ((value) & 0xffff); \
471 (script)[A_##symbol##_used[i]] = bS_to_host(val); \
Ralf Baechled3fa72e2006-12-06 20:38:56 -0800472 dma_cache_sync((dev), &(script)[A_##symbol##_used[i]], 4, DMA_TO_DEVICE); \
Linus Torvalds1da177e2005-04-16 15:20:36 -0700473 DEBUG((" script, patching short field %s at %d to 0x%x\n", \
474 #symbol, A_##symbol##_used[i], val)); \
475 } \
476}
477
478
479static inline __u8
Linus Torvalds1da177e2005-04-16 15:20:36 -0700480NCR_700_readb(struct Scsi_Host *host, __u32 reg)
481{
56fece22005-04-03 03:57:48 -0600482 const struct NCR_700_Host_Parameters *hostdata
Linus Torvalds1da177e2005-04-16 15:20:36 -0700483 = (struct NCR_700_Host_Parameters *)host->hostdata[0];
484
56fece22005-04-03 03:57:48 -0600485 return ioread8(hostdata->base + (reg^bE));
Linus Torvalds1da177e2005-04-16 15:20:36 -0700486}
487
488static inline __u32
489NCR_700_readl(struct Scsi_Host *host, __u32 reg)
490{
56fece22005-04-03 03:57:48 -0600491 const struct NCR_700_Host_Parameters *hostdata
Linus Torvalds1da177e2005-04-16 15:20:36 -0700492 = (struct NCR_700_Host_Parameters *)host->hostdata[0];
James Bottomley8f23d472005-11-29 16:24:52 -0600493 __u32 value = bEBus ? ioread32be(hostdata->base + reg) :
494 ioread32(hostdata->base + reg);
56fece22005-04-03 03:57:48 -0600495#if 1
496 /* sanity check the register */
Eric Sesterhenn125e1872006-06-23 02:06:06 -0700497 BUG_ON((reg & 0x3) != 0);
56fece22005-04-03 03:57:48 -0600498#endif
Linus Torvalds1da177e2005-04-16 15:20:36 -0700499
James Bottomley8f23d472005-11-29 16:24:52 -0600500 return value;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700501}
502
503static inline void
504NCR_700_writeb(__u8 value, struct Scsi_Host *host, __u32 reg)
505{
56fece22005-04-03 03:57:48 -0600506 const struct NCR_700_Host_Parameters *hostdata
Linus Torvalds1da177e2005-04-16 15:20:36 -0700507 = (struct NCR_700_Host_Parameters *)host->hostdata[0];
508
56fece22005-04-03 03:57:48 -0600509 iowrite8(value, hostdata->base + (reg^bE));
Linus Torvalds1da177e2005-04-16 15:20:36 -0700510}
511
512static inline void
513NCR_700_writel(__u32 value, struct Scsi_Host *host, __u32 reg)
514{
56fece22005-04-03 03:57:48 -0600515 const struct NCR_700_Host_Parameters *hostdata
Linus Torvalds1da177e2005-04-16 15:20:36 -0700516 = (struct NCR_700_Host_Parameters *)host->hostdata[0];
517
56fece22005-04-03 03:57:48 -0600518#if 1
519 /* sanity check the register */
Eric Sesterhenn125e1872006-06-23 02:06:06 -0700520 BUG_ON((reg & 0x3) != 0);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700521#endif
522
James Bottomley8f23d472005-11-29 16:24:52 -0600523 bEBus ? iowrite32be(value, hostdata->base + reg):
524 iowrite32(value, hostdata->base + reg);
56fece22005-04-03 03:57:48 -0600525}
526
Linus Torvalds1da177e2005-04-16 15:20:36 -0700527#endif