blob: 8f936bc7a010cb448b9e99c1a675eed6347f9ccd [file] [log] [blame]
Alan Cox2f768af2006-01-18 17:44:12 -08001/*
2 * Radisys 82600 Embedded chipset Memory Controller kernel module
3 * (C) 2005 EADS Astrium
4 * This file may be distributed under the terms of the
5 * GNU General Public License.
6 *
7 * Written by Tim Small <tim@buttersideup.com>, based on work by Thayne
8 * Harbaugh, Dan Hollis <goemon at anime dot net> and others.
9 *
10 * $Id: edac_r82600.c,v 1.1.2.6 2005/10/05 00:43:44 dsp_llnl Exp $
11 *
12 * Written with reference to 82600 High Integration Dual PCI System
13 * Controller Data Book:
Dave Jiangc4192702007-07-19 01:49:47 -070014 * www.radisys.com/files/support_downloads/007-01277-0002.82600DataBook.pdf
Alan Cox2f768af2006-01-18 17:44:12 -080015 * references to this document given in []
16 */
17
Alan Cox2f768af2006-01-18 17:44:12 -080018#include <linux/module.h>
19#include <linux/init.h>
Alan Cox2f768af2006-01-18 17:44:12 -080020#include <linux/pci.h>
21#include <linux/pci_ids.h>
Hitoshi Mitakec3c52bc2008-04-29 01:03:18 -070022#include <linux/edac.h>
Douglas Thompson20bcb7a2007-07-19 01:49:47 -070023#include "edac_core.h"
Alan Cox2f768af2006-01-18 17:44:12 -080024
Michal Marek152ba392011-04-01 12:41:20 +020025#define R82600_REVISION " Ver: 2.0.2"
Doug Thompson929a40e2006-07-01 04:35:45 -070026#define EDAC_MOD_STR "r82600_edac"
Doug Thompson37f04582006-06-30 01:56:07 -070027
Dave Peterson537fba22006-03-26 01:38:40 -080028#define r82600_printk(level, fmt, arg...) \
Dave Petersone7ecd892006-03-26 01:38:52 -080029 edac_printk(level, "r82600", fmt, ##arg)
Dave Peterson537fba22006-03-26 01:38:40 -080030
31#define r82600_mc_printk(mci, level, fmt, arg...) \
Dave Petersone7ecd892006-03-26 01:38:52 -080032 edac_mc_chipset_printk(mci, level, "r82600", fmt, ##arg)
Dave Peterson537fba22006-03-26 01:38:40 -080033
Alan Cox2f768af2006-01-18 17:44:12 -080034/* Radisys say "The 82600 integrates a main memory SDRAM controller that
35 * supports up to four banks of memory. The four banks can support a mix of
36 * sizes of 64 bit wide (72 bits with ECC) Synchronous DRAM (SDRAM) DIMMs,
37 * each of which can be any size from 16MB to 512MB. Both registered (control
38 * signals buffered) and unbuffered DIMM types are supported. Mixing of
39 * registered and unbuffered DIMMs as well as mixing of ECC and non-ECC DIMMs
40 * is not allowed. The 82600 SDRAM interface operates at the same frequency as
41 * the CPU bus, 66MHz, 100MHz or 133MHz."
42 */
43
44#define R82600_NR_CSROWS 4
45#define R82600_NR_CHANS 1
46#define R82600_NR_DIMMS 4
47
48#define R82600_BRIDGE_ID 0x8200
49
50/* Radisys 82600 register addresses - device 0 function 0 - PCI bridge */
51#define R82600_DRAMC 0x57 /* Various SDRAM related control bits
52 * all bits are R/W
53 *
54 * 7 SDRAM ISA Hole Enable
55 * 6 Flash Page Mode Enable
56 * 5 ECC Enable: 1=ECC 0=noECC
57 * 4 DRAM DIMM Type: 1=
58 * 3 BIOS Alias Disable
59 * 2 SDRAM BIOS Flash Write Enable
60 * 1:0 SDRAM Refresh Rate: 00=Disabled
61 * 01=7.8usec (256Mbit SDRAMs)
62 * 10=15.6us 11=125usec
63 */
64
65#define R82600_SDRAMC 0x76 /* "SDRAM Control Register"
66 * More SDRAM related control bits
67 * all bits are R/W
68 *
69 * 15:8 Reserved.
70 *
71 * 7:5 Special SDRAM Mode Select
72 *
73 * 4 Force ECC
74 *
75 * 1=Drive ECC bits to 0 during
76 * write cycles (i.e. ECC test mode)
77 *
78 * 0=Normal ECC functioning
79 *
80 * 3 Enhanced Paging Enable
81 *
82 * 2 CAS# Latency 0=3clks 1=2clks
83 *
84 * 1 RAS# to CAS# Delay 0=3 1=2
85 *
86 * 0 RAS# Precharge 0=3 1=2
87 */
88
89#define R82600_EAP 0x80 /* ECC Error Address Pointer Register
90 *
91 * 31 Disable Hardware Scrubbing (RW)
92 * 0=Scrub on corrected read
93 * 1=Don't scrub on corrected read
94 *
95 * 30:12 Error Address Pointer (RO)
96 * Upper 19 bits of error address
97 *
98 * 11:4 Syndrome Bits (RO)
99 *
100 * 3 BSERR# on multibit error (RW)
101 * 1=enable 0=disable
102 *
103 * 2 NMI on Single Bit Eror (RW)
104 * 1=NMI triggered by SBE n.b. other
105 * prerequeists
106 * 0=NMI not triggered
107 *
108 * 1 MBE (R/WC)
109 * read 1=MBE at EAP (see above)
110 * read 0=no MBE, or SBE occurred first
111 * write 1=Clear MBE status (must also
112 * clear SBE)
113 * write 0=NOP
114 *
115 * 1 SBE (R/WC)
116 * read 1=SBE at EAP (see above)
117 * read 0=no SBE, or MBE occurred first
118 * write 1=Clear SBE status (must also
119 * clear MBE)
120 * write 0=NOP
121 */
122
Lucas De Marchi25985ed2011-03-30 22:57:33 -0300123#define R82600_DRBA 0x60 /* + 0x60..0x63 SDRAM Row Boundary Address
Alan Cox2f768af2006-01-18 17:44:12 -0800124 * Registers
125 *
126 * 7:0 Address lines 30:24 - upper limit of
127 * each row [p57]
128 */
129
130struct r82600_error_info {
131 u32 eapr;
132};
133
Rusty Russell90ab5ee2012-01-13 09:32:20 +1030134static bool disable_hardware_scrub;
Alan Cox2f768af2006-01-18 17:44:12 -0800135
Dave Jiang456a2f92007-07-19 01:50:10 -0700136static struct edac_pci_ctl_info *r82600_pci;
137
Douglas Thompsoncddbfca2007-07-19 01:50:08 -0700138static void r82600_get_error_info(struct mem_ctl_info *mci,
Douglas Thompson052dfb42007-07-19 01:50:13 -0700139 struct r82600_error_info *info)
Alan Cox2f768af2006-01-18 17:44:12 -0800140{
Doug Thompson37f04582006-06-30 01:56:07 -0700141 struct pci_dev *pdev;
142
Mauro Carvalho Chehabfd687502012-03-16 07:44:18 -0300143 pdev = to_pci_dev(mci->pdev);
Doug Thompson37f04582006-06-30 01:56:07 -0700144 pci_read_config_dword(pdev, R82600_EAP, &info->eapr);
Alan Cox2f768af2006-01-18 17:44:12 -0800145
146 if (info->eapr & BIT(0))
147 /* Clear error to allow next error to be reported [p.62] */
Doug Thompson37f04582006-06-30 01:56:07 -0700148 pci_write_bits32(pdev, R82600_EAP,
Douglas Thompsoncddbfca2007-07-19 01:50:08 -0700149 ((u32) BIT(0) & (u32) BIT(1)),
150 ((u32) BIT(0) & (u32) BIT(1)));
Alan Cox2f768af2006-01-18 17:44:12 -0800151
152 if (info->eapr & BIT(1))
153 /* Clear error to allow next error to be reported [p.62] */
Doug Thompson37f04582006-06-30 01:56:07 -0700154 pci_write_bits32(pdev, R82600_EAP,
Douglas Thompsoncddbfca2007-07-19 01:50:08 -0700155 ((u32) BIT(0) & (u32) BIT(1)),
156 ((u32) BIT(0) & (u32) BIT(1)));
Alan Cox2f768af2006-01-18 17:44:12 -0800157}
158
Douglas Thompsoncddbfca2007-07-19 01:50:08 -0700159static int r82600_process_error_info(struct mem_ctl_info *mci,
Douglas Thompson052dfb42007-07-19 01:50:13 -0700160 struct r82600_error_info *info,
161 int handle_errors)
Alan Cox2f768af2006-01-18 17:44:12 -0800162{
163 int error_found;
164 u32 eapaddr, page;
165 u32 syndrome;
166
167 error_found = 0;
168
169 /* bits 30:12 store the upper 19 bits of the 32 bit error address */
170 eapaddr = ((info->eapr >> 12) & 0x7FFF) << 13;
171 /* Syndrome in bits 11:4 [p.62] */
172 syndrome = (info->eapr >> 4) & 0xFF;
173
174 /* the R82600 reports at less than page *
175 * granularity (upper 19 bits only) */
176 page = eapaddr >> PAGE_SHIFT;
177
Douglas Thompsoncddbfca2007-07-19 01:50:08 -0700178 if (info->eapr & BIT(0)) { /* CE? */
Alan Cox2f768af2006-01-18 17:44:12 -0800179 error_found = 1;
180
181 if (handle_errors)
Mauro Carvalho Chehab9eb07a72012-06-04 13:27:43 -0300182 edac_mc_handle_error(HW_EVENT_ERR_CORRECTED, mci, 1,
Mauro Carvalho Chehab63b5d1d2012-04-16 15:12:13 -0300183 page, 0, syndrome,
184 edac_mc_find_csrow_by_page(mci, page),
185 0, -1,
Mauro Carvalho Chehab03f7eae2012-06-04 11:29:25 -0300186 mci->ctl_name, "");
Alan Cox2f768af2006-01-18 17:44:12 -0800187 }
188
Douglas Thompsoncddbfca2007-07-19 01:50:08 -0700189 if (info->eapr & BIT(1)) { /* UE? */
Alan Cox2f768af2006-01-18 17:44:12 -0800190 error_found = 1;
191
192 if (handle_errors)
193 /* 82600 doesn't give enough info */
Mauro Carvalho Chehab9eb07a72012-06-04 13:27:43 -0300194 edac_mc_handle_error(HW_EVENT_ERR_UNCORRECTED, mci, 1,
Mauro Carvalho Chehab63b5d1d2012-04-16 15:12:13 -0300195 page, 0, 0,
196 edac_mc_find_csrow_by_page(mci, page),
197 0, -1,
Mauro Carvalho Chehab03f7eae2012-06-04 11:29:25 -0300198 mci->ctl_name, "");
Alan Cox2f768af2006-01-18 17:44:12 -0800199 }
200
201 return error_found;
202}
203
204static void r82600_check(struct mem_ctl_info *mci)
205{
206 struct r82600_error_info info;
207
Joe Perches956b9ba12012-04-29 17:08:39 -0300208 edac_dbg(1, "MC%d\n", mci->mc_idx);
Alan Cox2f768af2006-01-18 17:44:12 -0800209 r82600_get_error_info(mci, &info);
210 r82600_process_error_info(mci, &info, 1);
211}
212
Doug Thompson13189522006-06-30 01:56:08 -0700213static inline int ecc_enabled(u8 dramcr)
214{
215 return dramcr & BIT(5);
216}
217
218static void r82600_init_csrows(struct mem_ctl_info *mci, struct pci_dev *pdev,
Douglas Thompson052dfb42007-07-19 01:50:13 -0700219 u8 dramcr)
Doug Thompson13189522006-06-30 01:56:08 -0700220{
221 struct csrow_info *csrow;
Mauro Carvalho Chehab084a4fc2012-01-27 18:38:08 -0300222 struct dimm_info *dimm;
Doug Thompson13189522006-06-30 01:56:08 -0700223 int index;
Lucas De Marchi25985ed2011-03-30 22:57:33 -0300224 u8 drbar; /* SDRAM Row Boundary Address Register */
Doug Thompson13189522006-06-30 01:56:08 -0700225 u32 row_high_limit, row_high_limit_last;
226 u32 reg_sdram, ecc_on, row_base;
227
228 ecc_on = ecc_enabled(dramcr);
229 reg_sdram = dramcr & BIT(4);
230 row_high_limit_last = 0;
231
232 for (index = 0; index < mci->nr_csrows; index++) {
Mauro Carvalho Chehabde3910eb2012-04-24 15:05:43 -0300233 csrow = mci->csrows[index];
234 dimm = csrow->channels[0]->dimm;
Doug Thompson13189522006-06-30 01:56:08 -0700235
236 /* find the DRAM Chip Select Base address and mask */
237 pci_read_config_byte(pdev, R82600_DRBA + index, &drbar);
238
Joe Perches956b9ba12012-04-29 17:08:39 -0300239 edac_dbg(1, "Row=%d DRBA = %#0x\n", index, drbar);
Doug Thompson13189522006-06-30 01:56:08 -0700240
241 row_high_limit = ((u32) drbar << 24);
242/* row_high_limit = ((u32)drbar << 24) | 0xffffffUL; */
243
Joe Perches956b9ba12012-04-29 17:08:39 -0300244 edac_dbg(1, "Row=%d, Boundary Address=%#0x, Last = %#0x\n",
245 index, row_high_limit, row_high_limit_last);
Doug Thompson13189522006-06-30 01:56:08 -0700246
247 /* Empty row [p.57] */
248 if (row_high_limit == row_high_limit_last)
249 continue;
250
251 row_base = row_high_limit_last;
252
253 csrow->first_page = row_base >> PAGE_SHIFT;
254 csrow->last_page = (row_high_limit >> PAGE_SHIFT) - 1;
Mauro Carvalho Chehaba895bf82012-01-28 09:09:38 -0300255
256 dimm->nr_pages = csrow->last_page - csrow->first_page + 1;
Doug Thompson13189522006-06-30 01:56:08 -0700257 /* Error address is top 19 bits - so granularity is *
258 * 14 bits */
Mauro Carvalho Chehab084a4fc2012-01-27 18:38:08 -0300259 dimm->grain = 1 << 14;
260 dimm->mtype = reg_sdram ? MEM_RDDR : MEM_DDR;
Doug Thompson13189522006-06-30 01:56:08 -0700261 /* FIXME - check that this is unknowable with this chipset */
Mauro Carvalho Chehab084a4fc2012-01-27 18:38:08 -0300262 dimm->dtype = DEV_UNKNOWN;
Doug Thompson13189522006-06-30 01:56:08 -0700263
264 /* Mode is global on 82600 */
Mauro Carvalho Chehab084a4fc2012-01-27 18:38:08 -0300265 dimm->edac_mode = ecc_on ? EDAC_SECDED : EDAC_NONE;
Doug Thompson13189522006-06-30 01:56:08 -0700266 row_high_limit_last = row_high_limit;
267 }
268}
269
Alan Cox2f768af2006-01-18 17:44:12 -0800270static int r82600_probe1(struct pci_dev *pdev, int dev_idx)
271{
Doug Thompson13189522006-06-30 01:56:08 -0700272 struct mem_ctl_info *mci;
Mauro Carvalho Chehab63b5d1d2012-04-16 15:12:13 -0300273 struct edac_mc_layer layers[2];
Alan Cox2f768af2006-01-18 17:44:12 -0800274 u8 dramcr;
Alan Cox2f768af2006-01-18 17:44:12 -0800275 u32 eapr;
276 u32 scrub_disabled;
277 u32 sdram_refresh_rate;
Dave Peterson749ede52006-03-26 01:38:45 -0800278 struct r82600_error_info discard;
Alan Cox2f768af2006-01-18 17:44:12 -0800279
Joe Perches956b9ba12012-04-29 17:08:39 -0300280 edac_dbg(0, "\n");
Alan Cox2f768af2006-01-18 17:44:12 -0800281 pci_read_config_byte(pdev, R82600_DRAMC, &dramcr);
282 pci_read_config_dword(pdev, R82600_EAP, &eapr);
Alan Cox2f768af2006-01-18 17:44:12 -0800283 scrub_disabled = eapr & BIT(31);
284 sdram_refresh_rate = dramcr & (BIT(0) | BIT(1));
Joe Perches956b9ba12012-04-29 17:08:39 -0300285 edac_dbg(2, "sdram refresh rate = %#0x\n", sdram_refresh_rate);
286 edac_dbg(2, "DRAMC register = %#0x\n", dramcr);
Mauro Carvalho Chehab63b5d1d2012-04-16 15:12:13 -0300287 layers[0].type = EDAC_MC_LAYER_CHIP_SELECT;
288 layers[0].size = R82600_NR_CSROWS;
289 layers[0].is_virt_csrow = true;
290 layers[1].type = EDAC_MC_LAYER_CHANNEL;
291 layers[1].size = R82600_NR_CHANS;
292 layers[1].is_virt_csrow = false;
Mauro Carvalho Chehabca0907b2012-05-02 14:37:00 -0300293 mci = edac_mc_alloc(0, ARRAY_SIZE(layers), layers, 0);
Doug Thompson13189522006-06-30 01:56:08 -0700294 if (mci == NULL)
295 return -ENOMEM;
Alan Cox2f768af2006-01-18 17:44:12 -0800296
Joe Perches956b9ba12012-04-29 17:08:39 -0300297 edac_dbg(0, "mci = %p\n", mci);
Mauro Carvalho Chehabfd687502012-03-16 07:44:18 -0300298 mci->pdev = &pdev->dev;
Alan Cox2f768af2006-01-18 17:44:12 -0800299 mci->mtype_cap = MEM_FLAG_RDDR | MEM_FLAG_DDR;
Alan Cox2f768af2006-01-18 17:44:12 -0800300 mci->edac_ctl_cap = EDAC_FLAG_NONE | EDAC_FLAG_EC | EDAC_FLAG_SECDED;
Dave Petersone7ecd892006-03-26 01:38:52 -0800301 /* FIXME try to work out if the chip leads have been used for COM2
302 * instead on this board? [MA6?] MAYBE:
303 */
Alan Cox2f768af2006-01-18 17:44:12 -0800304
305 /* On the R82600, the pins for memory bits 72:65 - i.e. the *
306 * EC bits are shared with the pins for COM2 (!), so if COM2 *
307 * is enabled, we assume COM2 is wired up, and thus no EDAC *
308 * is possible. */
309 mci->edac_cap = EDAC_FLAG_NONE | EDAC_FLAG_EC | EDAC_FLAG_SECDED;
Dave Petersone7ecd892006-03-26 01:38:52 -0800310
Doug Thompson13189522006-06-30 01:56:08 -0700311 if (ecc_enabled(dramcr)) {
Alan Cox2f768af2006-01-18 17:44:12 -0800312 if (scrub_disabled)
Joe Perches956b9ba12012-04-29 17:08:39 -0300313 edac_dbg(3, "mci = %p - Scrubbing disabled! EAP: %#0x\n",
314 mci, eapr);
Alan Cox2f768af2006-01-18 17:44:12 -0800315 } else
316 mci->edac_cap = EDAC_FLAG_NONE;
317
Dave Peterson680cbbb2006-03-26 01:38:41 -0800318 mci->mod_name = EDAC_MOD_STR;
Doug Thompson37f04582006-06-30 01:56:07 -0700319 mci->mod_ver = R82600_REVISION;
Alan Cox2f768af2006-01-18 17:44:12 -0800320 mci->ctl_name = "R82600";
Dave Jiangc4192702007-07-19 01:49:47 -0700321 mci->dev_name = pci_name(pdev);
Alan Cox2f768af2006-01-18 17:44:12 -0800322 mci->edac_check = r82600_check;
323 mci->ctl_page_to_phys = NULL;
Doug Thompson13189522006-06-30 01:56:08 -0700324 r82600_init_csrows(mci, pdev, dramcr);
Douglas Thompsoncddbfca2007-07-19 01:50:08 -0700325 r82600_get_error_info(mci, &discard); /* clear counters */
Alan Cox2f768af2006-01-18 17:44:12 -0800326
Doug Thompson2d7bbb92006-06-30 01:56:08 -0700327 /* Here we assume that we will never see multiple instances of this
328 * type of memory controller. The ID is therefore hardcoded to 0.
329 */
Doug Thompsonb8f6f972007-07-19 01:50:26 -0700330 if (edac_mc_add_mc(mci)) {
Joe Perches956b9ba12012-04-29 17:08:39 -0300331 edac_dbg(3, "failed edac_mc_add_mc()\n");
Alan Cox2f768af2006-01-18 17:44:12 -0800332 goto fail;
333 }
334
335 /* get this far and it's successful */
336
Alan Cox2f768af2006-01-18 17:44:12 -0800337 if (disable_hardware_scrub) {
Joe Perches956b9ba12012-04-29 17:08:39 -0300338 edac_dbg(3, "Disabling Hardware Scrub (scrub on error)\n");
Doug Thompson37f04582006-06-30 01:56:07 -0700339 pci_write_bits32(pdev, R82600_EAP, BIT(31), BIT(31));
Alan Cox2f768af2006-01-18 17:44:12 -0800340 }
341
Dave Jiang456a2f92007-07-19 01:50:10 -0700342 /* allocating generic PCI control info */
343 r82600_pci = edac_pci_create_generic_ctl(&pdev->dev, EDAC_MOD_STR);
344 if (!r82600_pci) {
345 printk(KERN_WARNING
346 "%s(): Unable to create PCI control\n",
347 __func__);
348 printk(KERN_WARNING
349 "%s(): PCI error report via EDAC not setup\n",
350 __func__);
351 }
352
Joe Perches956b9ba12012-04-29 17:08:39 -0300353 edac_dbg(3, "success\n");
Alan Cox2f768af2006-01-18 17:44:12 -0800354 return 0;
355
Douglas Thompson052dfb42007-07-19 01:50:13 -0700356fail:
Doug Thompson13189522006-06-30 01:56:08 -0700357 edac_mc_free(mci);
358 return -ENODEV;
Alan Cox2f768af2006-01-18 17:44:12 -0800359}
360
361/* returns count (>= 0), or negative on error */
Greg Kroah-Hartman9b3c6e82012-12-21 13:23:51 -0800362static int r82600_init_one(struct pci_dev *pdev,
363 const struct pci_device_id *ent)
Alan Cox2f768af2006-01-18 17:44:12 -0800364{
Joe Perches956b9ba12012-04-29 17:08:39 -0300365 edac_dbg(0, "\n");
Alan Cox2f768af2006-01-18 17:44:12 -0800366
Roman Fietzeee6583f2010-05-18 14:45:47 +0200367 /* don't need to call pci_enable_device() */
Alan Cox2f768af2006-01-18 17:44:12 -0800368 return r82600_probe1(pdev, ent->driver_data);
369}
370
Greg Kroah-Hartman9b3c6e82012-12-21 13:23:51 -0800371static void r82600_remove_one(struct pci_dev *pdev)
Alan Cox2f768af2006-01-18 17:44:12 -0800372{
373 struct mem_ctl_info *mci;
374
Joe Perches956b9ba12012-04-29 17:08:39 -0300375 edac_dbg(0, "\n");
Alan Cox2f768af2006-01-18 17:44:12 -0800376
Dave Jiang456a2f92007-07-19 01:50:10 -0700377 if (r82600_pci)
378 edac_pci_release_generic_ctl(r82600_pci);
379
Doug Thompson37f04582006-06-30 01:56:07 -0700380 if ((mci = edac_mc_del_mc(&pdev->dev)) == NULL)
Dave Peterson18dbc332006-03-26 01:38:50 -0800381 return;
382
383 edac_mc_free(mci);
Alan Cox2f768af2006-01-18 17:44:12 -0800384}
385
Jingoo Hanba935f42013-12-06 10:23:08 +0100386static const struct pci_device_id r82600_pci_tbl[] = {
Dave Petersone7ecd892006-03-26 01:38:52 -0800387 {
Douglas Thompsoncddbfca2007-07-19 01:50:08 -0700388 PCI_DEVICE(PCI_VENDOR_ID_RADISYS, R82600_BRIDGE_ID)
389 },
Dave Petersone7ecd892006-03-26 01:38:52 -0800390 {
Douglas Thompsoncddbfca2007-07-19 01:50:08 -0700391 0,
392 } /* 0 terminated list. */
Alan Cox2f768af2006-01-18 17:44:12 -0800393};
394
395MODULE_DEVICE_TABLE(pci, r82600_pci_tbl);
396
Alan Cox2f768af2006-01-18 17:44:12 -0800397static struct pci_driver r82600_driver = {
Dave Peterson680cbbb2006-03-26 01:38:41 -0800398 .name = EDAC_MOD_STR,
Alan Cox2f768af2006-01-18 17:44:12 -0800399 .probe = r82600_init_one,
Greg Kroah-Hartman9b3c6e82012-12-21 13:23:51 -0800400 .remove = r82600_remove_one,
Alan Cox2f768af2006-01-18 17:44:12 -0800401 .id_table = r82600_pci_tbl,
402};
403
Alan Coxda9bb1d2006-01-18 17:44:13 -0800404static int __init r82600_init(void)
Alan Cox2f768af2006-01-18 17:44:12 -0800405{
Hitoshi Mitakec3c52bc2008-04-29 01:03:18 -0700406 /* Ensure that the OPSTATE is set correctly for POLL or NMI */
407 opstate_init();
408
Alan Cox2f768af2006-01-18 17:44:12 -0800409 return pci_register_driver(&r82600_driver);
410}
411
Alan Cox2f768af2006-01-18 17:44:12 -0800412static void __exit r82600_exit(void)
413{
414 pci_unregister_driver(&r82600_driver);
415}
416
Alan Cox2f768af2006-01-18 17:44:12 -0800417module_init(r82600_init);
418module_exit(r82600_exit);
419
Alan Cox2f768af2006-01-18 17:44:12 -0800420MODULE_LICENSE("GPL");
421MODULE_AUTHOR("Tim Small <tim@buttersideup.com> - WPAD Ltd. "
Douglas Thompson052dfb42007-07-19 01:50:13 -0700422 "on behalf of EADS Astrium");
Alan Cox2f768af2006-01-18 17:44:12 -0800423MODULE_DESCRIPTION("MC support for Radisys 82600 memory controllers");
424
425module_param(disable_hardware_scrub, bool, 0644);
426MODULE_PARM_DESC(disable_hardware_scrub,
427 "If set, disable the chipset's automatic scrub for CEs");
Hitoshi Mitakec3c52bc2008-04-29 01:03:18 -0700428
429module_param(edac_op_state, int, 0444);
430MODULE_PARM_DESC(edac_op_state, "EDAC Error Reporting state: 0=Poll,1=NMI");