blob: 58af4dbe358623d2c45385ee5a5e6f31cb04344e [file] [log] [blame]
Wei WANG67d16a42012-11-09 20:53:33 +08001/* Driver for Realtek PCI-Express card reader
2 *
3 * Copyright(c) 2009 Realtek Semiconductor Corp. All rights reserved.
4 *
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms of the GNU General Public License as published by the
7 * Free Software Foundation; either version 2, or (at your option) any
8 * later version.
9 *
10 * This program is distributed in the hope that it will be useful, but
11 * WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
13 * General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License along
16 * with this program; if not, see <http://www.gnu.org/licenses/>.
17 *
18 * Author:
19 * Wei WANG <wei_wang@realsil.com.cn>
20 * No. 450, Shenhu Road, Suzhou Industry Park, Suzhou, China
21 */
22
23#include <linux/module.h>
24#include <linux/delay.h>
25#include <linux/mfd/rtsx_pci.h>
26
27#include "rtsx_pcr.h"
28
29static u8 rts5229_get_ic_version(struct rtsx_pcr *pcr)
30{
31 u8 val;
32
33 rtsx_pci_read_register(pcr, DUMMY_REG_RESET_0, &val);
34 return val & 0x0F;
35}
36
37static int rts5229_extra_init_hw(struct rtsx_pcr *pcr)
38{
39 rtsx_pci_init_cmd(pcr);
40
41 /* Configure GPIO as output */
42 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, GPIO_CTL, 0x02, 0x02);
43 /* Switch LDO3318 source from DV33 to card_3v3 */
44 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, LDO_PWR_SEL, 0x03, 0x00);
45 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, LDO_PWR_SEL, 0x03, 0x01);
46 /* LED shine disabled, set initial shine cycle period */
47 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, OLT_LED_CTL, 0x0F, 0x02);
48
49 return rtsx_pci_send_cmd(pcr, 100);
50}
51
52static int rts5229_optimize_phy(struct rtsx_pcr *pcr)
53{
54 /* Optimize RX sensitivity */
55 return rtsx_pci_write_phy_register(pcr, 0x00, 0xBA42);
56}
57
58static int rts5229_turn_on_led(struct rtsx_pcr *pcr)
59{
60 return rtsx_pci_write_register(pcr, GPIO_CTL, 0x02, 0x02);
61}
62
63static int rts5229_turn_off_led(struct rtsx_pcr *pcr)
64{
65 return rtsx_pci_write_register(pcr, GPIO_CTL, 0x02, 0x00);
66}
67
68static int rts5229_enable_auto_blink(struct rtsx_pcr *pcr)
69{
70 return rtsx_pci_write_register(pcr, OLT_LED_CTL, 0x08, 0x08);
71}
72
73static int rts5229_disable_auto_blink(struct rtsx_pcr *pcr)
74{
75 return rtsx_pci_write_register(pcr, OLT_LED_CTL, 0x08, 0x00);
76}
77
78static int rts5229_card_power_on(struct rtsx_pcr *pcr, int card)
79{
80 int err;
81
82 rtsx_pci_init_cmd(pcr);
83 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CARD_PWR_CTL,
84 SD_POWER_MASK, SD_PARTIAL_POWER_ON);
85 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, PWR_GATE_CTRL,
86 LDO3318_PWR_MASK, 0x02);
87 err = rtsx_pci_send_cmd(pcr, 100);
88 if (err < 0)
89 return err;
90
91 /* To avoid too large in-rush current */
92 udelay(150);
93
94 rtsx_pci_init_cmd(pcr);
95 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CARD_PWR_CTL,
96 SD_POWER_MASK, SD_POWER_ON);
97 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, PWR_GATE_CTRL,
98 LDO3318_PWR_MASK, 0x06);
99 err = rtsx_pci_send_cmd(pcr, 100);
100 if (err < 0)
101 return err;
102
103 return 0;
104}
105
106static int rts5229_card_power_off(struct rtsx_pcr *pcr, int card)
107{
108 rtsx_pci_init_cmd(pcr);
109 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CARD_PWR_CTL,
110 SD_POWER_MASK | PMOS_STRG_MASK,
111 SD_POWER_OFF | PMOS_STRG_400mA);
112 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, PWR_GATE_CTRL,
113 LDO3318_PWR_MASK, 0X00);
114 return rtsx_pci_send_cmd(pcr, 100);
115}
116
Wei WANGd817ac42013-01-23 09:51:04 +0800117static int rts5229_switch_output_voltage(struct rtsx_pcr *pcr, u8 voltage)
118{
119 int err;
120
121 if (voltage == OUTPUT_3V3) {
Roger Tseng88a7ee32013-02-04 15:45:58 +0800122 err = rtsx_pci_write_register(pcr,
123 SD30_DRIVE_SEL, 0x07, DRIVER_TYPE_D);
124 if (err < 0)
125 return err;
Wei WANGd817ac42013-01-23 09:51:04 +0800126 err = rtsx_pci_write_phy_register(pcr, 0x08, 0x4FC0 | 0x24);
127 if (err < 0)
128 return err;
129 } else if (voltage == OUTPUT_1V8) {
Roger Tseng88a7ee32013-02-04 15:45:58 +0800130 err = rtsx_pci_write_register(pcr,
131 SD30_DRIVE_SEL, 0x07, DRIVER_TYPE_B);
132 if (err < 0)
133 return err;
Wei WANGd817ac42013-01-23 09:51:04 +0800134 err = rtsx_pci_write_phy_register(pcr, 0x08, 0x4C40 | 0x24);
135 if (err < 0)
136 return err;
137 } else {
138 return -EINVAL;
139 }
140
141 return 0;
142}
143
Wei WANG67d16a42012-11-09 20:53:33 +0800144static const struct pcr_ops rts5229_pcr_ops = {
145 .extra_init_hw = rts5229_extra_init_hw,
146 .optimize_phy = rts5229_optimize_phy,
147 .turn_on_led = rts5229_turn_on_led,
148 .turn_off_led = rts5229_turn_off_led,
149 .enable_auto_blink = rts5229_enable_auto_blink,
150 .disable_auto_blink = rts5229_disable_auto_blink,
151 .card_power_on = rts5229_card_power_on,
152 .card_power_off = rts5229_card_power_off,
Wei WANGd817ac42013-01-23 09:51:04 +0800153 .switch_output_voltage = rts5229_switch_output_voltage,
Wei WANG67d16a42012-11-09 20:53:33 +0800154 .cd_deglitch = NULL,
Wei WANGab4e8f82013-01-23 09:51:06 +0800155 .conv_clk_and_div_n = NULL,
Wei WANG67d16a42012-11-09 20:53:33 +0800156};
157
158/* SD Pull Control Enable:
159 * SD_DAT[3:0] ==> pull up
160 * SD_CD ==> pull up
161 * SD_WP ==> pull up
162 * SD_CMD ==> pull up
163 * SD_CLK ==> pull down
164 */
165static const u32 rts5229_sd_pull_ctl_enable_tbl1[] = {
166 RTSX_REG_PAIR(CARD_PULL_CTL2, 0xAA),
167 RTSX_REG_PAIR(CARD_PULL_CTL3, 0xE9),
168 0,
169};
170
171/* For RTS5229 version C */
172static const u32 rts5229_sd_pull_ctl_enable_tbl2[] = {
173 RTSX_REG_PAIR(CARD_PULL_CTL2, 0xAA),
174 RTSX_REG_PAIR(CARD_PULL_CTL3, 0xD9),
175 0,
176};
177
178/* SD Pull Control Disable:
179 * SD_DAT[3:0] ==> pull down
180 * SD_CD ==> pull up
181 * SD_WP ==> pull down
182 * SD_CMD ==> pull down
183 * SD_CLK ==> pull down
184 */
185static const u32 rts5229_sd_pull_ctl_disable_tbl1[] = {
186 RTSX_REG_PAIR(CARD_PULL_CTL2, 0x55),
187 RTSX_REG_PAIR(CARD_PULL_CTL3, 0xD5),
188 0,
189};
190
191/* For RTS5229 version C */
192static const u32 rts5229_sd_pull_ctl_disable_tbl2[] = {
193 RTSX_REG_PAIR(CARD_PULL_CTL2, 0x55),
194 RTSX_REG_PAIR(CARD_PULL_CTL3, 0xE5),
195 0,
196};
197
198/* MS Pull Control Enable:
199 * MS CD ==> pull up
200 * others ==> pull down
201 */
202static const u32 rts5229_ms_pull_ctl_enable_tbl[] = {
203 RTSX_REG_PAIR(CARD_PULL_CTL5, 0x55),
204 RTSX_REG_PAIR(CARD_PULL_CTL6, 0x15),
205 0,
206};
207
208/* MS Pull Control Disable:
209 * MS CD ==> pull up
210 * others ==> pull down
211 */
212static const u32 rts5229_ms_pull_ctl_disable_tbl[] = {
213 RTSX_REG_PAIR(CARD_PULL_CTL5, 0x55),
214 RTSX_REG_PAIR(CARD_PULL_CTL6, 0x15),
215 0,
216};
217
218void rts5229_init_params(struct rtsx_pcr *pcr)
219{
220 pcr->extra_caps = EXTRA_CAPS_SD_SDR50 | EXTRA_CAPS_SD_SDR104;
221 pcr->num_slots = 2;
222 pcr->ops = &rts5229_pcr_ops;
223
224 pcr->ic_version = rts5229_get_ic_version(pcr);
225 if (pcr->ic_version == IC_VER_C) {
226 pcr->sd_pull_ctl_enable_tbl = rts5229_sd_pull_ctl_enable_tbl2;
227 pcr->sd_pull_ctl_disable_tbl = rts5229_sd_pull_ctl_disable_tbl2;
228 } else {
229 pcr->sd_pull_ctl_enable_tbl = rts5229_sd_pull_ctl_enable_tbl1;
230 pcr->sd_pull_ctl_disable_tbl = rts5229_sd_pull_ctl_disable_tbl1;
231 }
232 pcr->ms_pull_ctl_enable_tbl = rts5229_ms_pull_ctl_enable_tbl;
233 pcr->ms_pull_ctl_disable_tbl = rts5229_ms_pull_ctl_disable_tbl;
234}