blob: cbddbaddb34780dd1295f8ea22ceaaef16bd2f0f [file] [log] [blame]
Kishon Vijay Abraham I26a84b32012-08-22 14:10:02 +05301#
2# Bus Devices
3#
4
5menu "Bus devices"
6
Florian Fainelli44127b72014-05-19 13:05:59 -07007config BRCMSTB_GISB_ARB
8 bool "Broadcom STB GISB bus arbiter"
Kevin Cernekeedd1d78a2014-11-25 16:49:49 -08009 depends on ARM || MIPS
Florian Fainelli44127b72014-05-19 13:05:59 -070010 help
11 Driver for the Broadcom Set Top Box System-on-a-chip internal bus
12 arbiter. This driver provides timeout and target abort error handling
13 and internal bus master decoding.
14
Huang Shijie85bf6d42013-05-28 14:20:07 +080015config IMX_WEIM
16 bool "Freescale EIM DRIVER"
17 depends on ARCH_MXC
18 help
Alexander Shiyan3f98b6b2013-06-29 08:27:54 +040019 Driver for i.MX WEIM controller.
Huang Shijie85bf6d42013-05-28 14:20:07 +080020 The WEIM(Wireless External Interface Module) works like a bus.
21 You can attach many different devices on it, such as NOR, onenand.
Huang Shijie85bf6d42013-05-28 14:20:07 +080022
James Hogan8286ae02015-03-25 15:39:50 +000023config MIPS_CDMM
24 bool "MIPS Common Device Memory Map (CDMM) Driver"
25 depends on CPU_MIPSR2
26 help
27 Driver needed for the MIPS Common Device Memory Map bus in MIPS
28 cores. This bus is for per-CPU tightly coupled devices such as the
29 Fast Debug Channel (FDC).
30
31 For this to work, either your bootloader needs to enable the CDMM
32 region at an unused physical address on the boot CPU, or else your
33 platform code needs to implement mips_cdmm_phys_base() (see
34 asm/cdmm.h).
35
Thomas Petazzonifddddb52013-03-21 17:59:14 +010036config MVEBU_MBUS
37 bool
38 depends on PLAT_ORION
39 help
40 Driver needed for the MBus configuration on Marvell EBU SoCs
41 (Kirkwood, Dove, Orion5x, MV78XX0 and Armada 370/XP).
42
Kishon Vijay Abraham I26a84b32012-08-22 14:10:02 +053043config OMAP_OCP2SCP
44 tristate "OMAP OCP2SCP DRIVER"
Tony Lindgren770b6cb2012-12-16 12:28:46 -080045 depends on ARCH_OMAP2PLUS
Kishon Vijay Abraham I26a84b32012-08-22 14:10:02 +053046 help
47 Driver to enable ocp2scp module which transforms ocp interface
48 protocol to scp protocol. In OMAP4, USB PHY is connected via
49 OCP2SCP and in OMAP5, both USB PHY and SATA PHY is connected via
50 OCP2SCP.
51
Santosh Shilimkar0ee72612012-09-14 14:50:34 +053052config OMAP_INTERCONNECT
53 tristate "OMAP INTERCONNECT DRIVER"
54 depends on ARCH_OMAP2PLUS
55
56 help
57 Driver to enable OMAP interconnect error handling driver.
Lorenzo Pieralisied69bdd2012-07-13 15:55:52 +010058
59config ARM_CCI
60 bool "ARM CCI driver support"
Arnd Bergmann30b6f372014-03-15 20:32:00 +010061 depends on ARM && OF && CPU_V7
Lorenzo Pieralisied69bdd2012-07-13 15:55:52 +010062 help
63 Driver supporting the CCI cache coherent interconnect for ARM
64 platforms.
Pawel Moll3b9334a2014-04-30 16:46:29 +010065
Pawel Molla33b0da2014-07-22 18:32:59 +010066config ARM_CCN
67 bool "ARM CCN driver support"
68 depends on ARM || ARM64
Arnd Bergmannce58d2b2014-07-24 13:18:22 +020069 depends on PERF_EVENTS
Pawel Molla33b0da2014-07-22 18:32:59 +010070 help
71 PMU (perf) driver supporting the ARM CCN (Cache Coherent Network)
72 interconnect.
73
Pawel Moll3b9334a2014-04-30 16:46:29 +010074config VEXPRESS_CONFIG
75 bool "Versatile Express configuration bus"
76 default y if ARCH_VEXPRESS
77 depends on ARM || ARM64
Arnd Bergmannb33cdd22014-05-26 17:25:22 +020078 depends on OF
Pawel Moll3b9334a2014-04-30 16:46:29 +010079 select REGMAP
80 help
81 Platform configuration infrastructure for the ARM Ltd.
82 Versatile Express.
Kishon Vijay Abraham I26a84b32012-08-22 14:10:02 +053083endmenu