blob: 79bf5fb4dad3526a9fd8b63de1c21d5c6536e8c2 [file] [log] [blame]
John Linnb85a3ef2011-06-20 11:47:27 -06001/*
2 * This file contains common code that is intended to be used across
3 * boards so that it's not replicated.
4 *
5 * Copyright (C) 2011 Xilinx
6 *
7 * This software is licensed under the terms of the GNU General Public
8 * License version 2, as published by the Free Software Foundation, and
9 * may be copied, distributed, and modified under those terms.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 */
16
17#include <linux/init.h>
18#include <linux/kernel.h>
19#include <linux/cpumask.h>
20#include <linux/platform_device.h>
21#include <linux/clk.h>
Josh Cartwright0f586fb2012-11-08 12:04:26 -060022#include <linux/clk/zynq.h>
23#include <linux/of_address.h>
John Linnb85a3ef2011-06-20 11:47:27 -060024#include <linux/of_irq.h>
25#include <linux/of_platform.h>
Arnd Bergmann3d64b442011-07-07 11:35:20 +000026#include <linux/of.h>
John Linnb85a3ef2011-06-20 11:47:27 -060027
Arnd Bergmann3d64b442011-07-07 11:35:20 +000028#include <asm/mach/arch.h>
John Linnb85a3ef2011-06-20 11:47:27 -060029#include <asm/mach/map.h>
Josh Cartwright03e07592012-10-31 11:11:59 -060030#include <asm/mach/time.h>
Arnd Bergmann3d64b442011-07-07 11:35:20 +000031#include <asm/mach-types.h>
John Linnb85a3ef2011-06-20 11:47:27 -060032#include <asm/page.h>
33#include <asm/hardware/gic.h>
34#include <asm/hardware/cache-l2x0.h>
35
36#include <mach/zynq_soc.h>
John Linnb85a3ef2011-06-20 11:47:27 -060037#include "common.h"
38
39static struct of_device_id zynq_of_bus_ids[] __initdata = {
40 { .compatible = "simple-bus", },
41 {}
42};
43
44/**
45 * xilinx_init_machine() - System specific initialization, intended to be
46 * called from board specific initialization.
47 */
Arnd Bergmann3d64b442011-07-07 11:35:20 +000048static void __init xilinx_init_machine(void)
John Linnb85a3ef2011-06-20 11:47:27 -060049{
John Linnb85a3ef2011-06-20 11:47:27 -060050 /*
51 * 64KB way size, 8-way associativity, parity disabled
52 */
Josh Cartwright0fcfdbc2012-10-23 17:34:22 -050053 l2x0_of_init(0x02060000, 0xF0F0FFFF);
John Linnb85a3ef2011-06-20 11:47:27 -060054
55 of_platform_bus_probe(NULL, zynq_of_bus_ids, NULL);
56}
57
Josh Cartwrightf447ed22012-10-17 19:46:49 -050058static struct of_device_id irq_match[] __initdata = {
59 { .compatible = "arm,cortex-a9-gic", .data = gic_of_init, },
60 { }
61};
62
John Linnb85a3ef2011-06-20 11:47:27 -060063/**
64 * xilinx_irq_init() - Interrupt controller initialization for the GIC.
65 */
Arnd Bergmann3d64b442011-07-07 11:35:20 +000066static void __init xilinx_irq_init(void)
John Linnb85a3ef2011-06-20 11:47:27 -060067{
Josh Cartwrightf447ed22012-10-17 19:46:49 -050068 of_irq_init(irq_match);
John Linnb85a3ef2011-06-20 11:47:27 -060069}
70
71/* The minimum devices needed to be mapped before the VM system is up and
72 * running include the GIC, UART and Timer Counter.
73 */
74
75static struct map_desc io_desc[] __initdata = {
76 {
77 .virtual = TTC0_VIRT,
78 .pfn = __phys_to_pfn(TTC0_PHYS),
Josh Cartwrightf5800772012-10-21 21:15:37 -050079 .length = TTC0_SIZE,
John Linnb85a3ef2011-06-20 11:47:27 -060080 .type = MT_DEVICE,
81 }, {
82 .virtual = SCU_PERIPH_VIRT,
83 .pfn = __phys_to_pfn(SCU_PERIPH_PHYS),
Josh Cartwrightf5800772012-10-21 21:15:37 -050084 .length = SCU_PERIPH_SIZE,
John Linnb85a3ef2011-06-20 11:47:27 -060085 .type = MT_DEVICE,
John Linnb85a3ef2011-06-20 11:47:27 -060086 },
87
88#ifdef CONFIG_DEBUG_LL
89 {
Nick Bowleraaf5e0b2012-11-05 16:45:49 -050090 .virtual = LL_UART_VADDR,
91 .pfn = __phys_to_pfn(LL_UART_PADDR),
92 .length = UART_SIZE,
John Linnb85a3ef2011-06-20 11:47:27 -060093 .type = MT_DEVICE,
94 },
95#endif
96
97};
98
Josh Cartwright03e07592012-10-31 11:11:59 -060099static void __init xilinx_zynq_timer_init(void)
100{
Josh Cartwright0f586fb2012-11-08 12:04:26 -0600101 struct device_node *np;
102 void __iomem *slcr;
103
104 np = of_find_compatible_node(NULL, NULL, "xlnx,zynq-slcr");
105 slcr = of_iomap(np, 0);
106 WARN_ON(!slcr);
107
108 xilinx_zynq_clocks_init(slcr);
109
Josh Cartwright03e07592012-10-31 11:11:59 -0600110 xttcpss_timer_init();
111}
112
113/*
114 * Instantiate and initialize the system timer structure
115 */
116static struct sys_timer xttcpss_sys_timer = {
117 .init = xilinx_zynq_timer_init,
118};
119
John Linnb85a3ef2011-06-20 11:47:27 -0600120/**
121 * xilinx_map_io() - Create memory mappings needed for early I/O.
122 */
Arnd Bergmann3d64b442011-07-07 11:35:20 +0000123static void __init xilinx_map_io(void)
John Linnb85a3ef2011-06-20 11:47:27 -0600124{
125 iotable_init(io_desc, ARRAY_SIZE(io_desc));
126}
Arnd Bergmann3d64b442011-07-07 11:35:20 +0000127
128static const char *xilinx_dt_match[] = {
Josh Cartwrighte06f1a92012-10-31 12:24:48 -0600129 "xlnx,zynq-zc702",
130 "xlnx,zynq-7000",
Arnd Bergmann3d64b442011-07-07 11:35:20 +0000131 NULL
132};
133
134MACHINE_START(XILINX_EP107, "Xilinx Zynq Platform")
135 .map_io = xilinx_map_io,
136 .init_irq = xilinx_irq_init,
Marc Zyngier368b8e22011-09-06 10:23:45 +0100137 .handle_irq = gic_handle_irq,
Arnd Bergmann3d64b442011-07-07 11:35:20 +0000138 .init_machine = xilinx_init_machine,
139 .timer = &xttcpss_sys_timer,
140 .dt_compat = xilinx_dt_match,
141MACHINE_END