blob: ee1a749bcf1cbbdb030c1080ee8866ab891bdfdd [file] [log] [blame]
/* SPDX-License-Identifier: GPL-2.0 */
/*
* GXP local power management interface.
* Controlling Local Power Manager hardware.
*
* Copyright (C) 2020 Google LLC
*/
#ifndef __GXP_LPM_H__
#define __GXP_LPM_H__
#include <linux/types.h>
#include "gxp.h"
enum lpm_psm_csrs {
LPM_REG_ENABLE_STATE_0 = 0x080,
LPM_REG_ENABLE_STATE_1 = 0x180,
LPM_REG_ENABLE_STATE_2 = 0x280,
LPM_REG_ENABLE_STATE_3 = 0x380,
};
enum lpm_state {
LPM_ACTIVE_STATE = 0,
LPM_CG_STATE = 1,
LPM_PG_W_RET_STATE = 2,
LPM_PG_STATE = 3,
};
#define LPM_STATE_TABLE_SIZE (LPM_REG_ENABLE_STATE_1 - LPM_REG_ENABLE_STATE_0)
#define LPM_INSTRUCTION_OFFSET 0x00000944
#define LPM_INSTRUCTION_MASK 0x03000000
/*
* The TOP PSM comes immediately after the last PSM of core, so define its PSM
* number in terms of the number of cores.
*/
#define LPM_TOP_PSM GXP_NUM_CORES
#define LPM_HW_MODE 0
#define LPM_SW_PSM_MODE 1
#define LPM_CFG_SW_PS_TARGET_OFFSET 2
#define CORE_WAKEUP_DOORBELL(__core__) (0 + (__core__))
#define AUR_DVFS_DOMAIN 17
#define AUR_DVFS_DEBUG_REQ (1 << 31)
#define AUR_DEBUG_CORE_FREQ (AUR_DVFS_DEBUG_REQ | (3 << 27))
#define PSM_INIT_DONE_MASK 0x80
#define PSM_CURR_STATE_MASK 0x0F
#define PSM_STATE_VALID_MASK 0x10
#define PSM_HW_MODE 0x0
#define PSM_START 0x1
/*
* Initializes the power manager for the first time after block power up.
* The function needs to be called once after a block power up event.
*/
void gxp_lpm_init(struct gxp_dev *gxp);
/*
* Destroys the power manager in preparation for a block shutdown.
* The function needs to be called once before a block shutdown event.
*/
void gxp_lpm_destroy(struct gxp_dev *gxp);
/*
* Turns on the power manager for a specific core. i.e. powers up the core.
*/
int gxp_lpm_up(struct gxp_dev *gxp, uint core);
/*
* Turns off the power manager for a specific core. i.e. powers down the core.
*/
void gxp_lpm_down(struct gxp_dev *gxp, uint core);
/*
* Return whether the specified PSM is initialized.
* PSM0-PSM3 are for core0-core3, PSM4 is the TOP LPM.
*/
bool gxp_lpm_is_initialized(struct gxp_dev *gxp, uint psm);
/*
* Return whether the specified PSM is powered.
*/
bool gxp_lpm_is_powered(struct gxp_dev *gxp, uint psm);
/*
* Wait for the specified @psm to be in any state other than @state
* Return whether the waiting is successful or the timeout occurs.
*/
bool gxp_lpm_wait_state_ne(struct gxp_dev *gxp, uint psm, uint state);
/*
* Wait for the specified @psm to be in the specified @state
* Return whether the waiting is successful or the timeout occurs.
*/
bool gxp_lpm_wait_state_eq(struct gxp_dev *gxp, uint psm, uint state);
/*
* Force a state transition on the specified PSM.
*/
int gxp_lpm_set_state(struct gxp_dev *gxp, uint psm, uint target_state,
bool verbose);
/*
* Get current LPM state of the specified PSM.
*/
uint gxp_lpm_get_state(struct gxp_dev *gxp, uint psm);
/*
* Enable a state on the specified PSM.
*/
void gxp_lpm_enable_state(struct gxp_dev *gxp, uint psm, uint state);
static inline u32 lpm_read_32(struct gxp_dev *gxp, uint reg_offset)
{
uint offset = GXP_LPM_BASE + reg_offset;
return gxp_read_32(gxp, offset);
}
static inline void lpm_write_32(struct gxp_dev *gxp, uint reg_offset, u32 value)
{
uint offset = GXP_LPM_BASE + reg_offset;
gxp_write_32(gxp, offset, value);
}
static inline u32 lpm_read_32_psm(struct gxp_dev *gxp, uint psm,
uint reg_offset)
{
uint offset =
GXP_LPM_PSM_0_BASE + (GXP_LPM_PSM_SIZE * psm) + reg_offset;
return gxp_read_32(gxp, offset);
}
static inline void lpm_write_32_psm(struct gxp_dev *gxp, uint psm,
uint reg_offset, u32 value)
{
uint offset =
GXP_LPM_PSM_0_BASE + (GXP_LPM_PSM_SIZE * psm) + reg_offset;
gxp_write_32(gxp, offset, value);
}
#endif /* __GXP_LPM_H__ */